vishay siliconix si4800bdy document number: 72124 s-83039-rev. h, 29-dec-08 www.vishay.com 1 n-channel reduced q g , fast switching mosfet features ? halogen-free according to iec 61249-2-21 available ? trenchfet ? power mosfet ? high-efficient pwm optimized ? 100 % uis and r g tested product summary v ds (v) r ds(on) ( )i d (a) 30 0.0185 at v gs = 10 v 9 0.030 at v gs = 4.5 v 7 s s d d d s g d so-8 5 6 7 8 top view 2 3 4 1 ordering information: si4800bdy-t1-e3 (lead (pb)-free) SI4800BDY-T1-GE3 (lead (pb)-free and halogen-free) n-channel mosfet g d s notes: a. surface mounted on fr4 board. b. t 10 s. absolute maximum ratings t a = 25 c, unless otherwise noted parameter symbol 10 s steady state unit drain-source voltage v ds 30 v gate-source voltage v gs 25 continuous drain current (t j = 150 c) a, b t a = 25 c i d 96.5 a t a = 70 c 7.0 5.0 pulsed drain current (10 s pulse width) i dm 40 continuous source current (diode conduction) a, b i s 2.3 avalanche current l = 0.1 mh i as 15 single-pulse avalanche energy e as 11.25 mj maximum power dissipation a, b t a = 25 c p d 2.5 1.3 w t a = 70 c 1.6 0.8 operating junction and storage temperature range t j , t stg - 55 to 150 c thermal resistance ratings parameter symbol limits unit typ. max. maximum junction-to-ambient a t 10 s r thja 40 50 c/w steady state 70 95 maximum junction-to-foot (drain) steady state r thjf 24 30
www.vishay.com 2 document number: 72124 s-83039-rev. h, 29-dec-08 vishay siliconix si4800bdy notes: a. pulse test; pulse width 300 s, duty cycle 2 %. b. guaranteed by design, not s ubject to production testing. stresses beyond those listed under ?absolute maximum ratings? ma y cause permanent damage to the device. these are stress rating s only, and functional operation of the device at these or any other condit ions beyond those indicated in the operational sections of the specifications is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. mosfet specifications t j = 25 c, unless otherwise noted parameter symbol test conditions min. typ. max. unit static gate threshold voltage v gs(th) v ds = v gs , i d = 250 a 0.8 1.8 v gate-body leakage i gss v ds = 0 v, v gs = 20 v 100 na zero gate voltage drain current i dss v ds = 30 v, v gs = 0 v 1 a v ds = 30 v, v gs = 0 v, t j = 55 c 5 on-state drain current a i d(on) v ds 5 v, v gs = 10 v 30 a drain-source on-state resistance a r ds(on) v gs = 10 v, i d = 9 a 0.0155 0.0185 v gs = 4.5 v, i d = 7 a 0.023 0.030 forward transconductance a g fs v ds = 15 v, i d = 9 a 16 s diode forward voltage a v sd i s = 2.3 a, v gs = 0 v 0.75 1.2 v dynamic b total gate charge q g v ds = 15 v, v gs = 5.0 v, i d = 9 a 8.7 13 nc gate-source charge q gs 1.5 gate-drain charge q gd 3.5 gate resistance r g 0.5 1.4 2.2 tu r n - o n d e l ay t i m e t d(on) v dd = 15 v, r l = 15 i d ? 1 a, v gen = 10 v, r g = 6 715 ns rise time t r 12 20 turn-off delay time t d(off) 32 50 fall time t f 14 25 source-drain reverse recovery time t rr i f = 2.3 a, di/dt = 100 a/s 30 60
document number: 72124 s-83039-rev. h, 29-dec-08 www.vishay.com 3 vishay siliconix si4800bdy typical characteristics 25 c, unless otherwise noted output characteristics on-resistance vs. drain current gate charge 0 5 10 15 20 25 30 35 40 012345 v gs = 10 thru 5 v v ds - drain-to-source voltage (v) - drain current (a) i d 3 v 4 v - on-resistance ( ) r ds(on) 0.000 0.008 0.016 0.024 0.032 0.040 0 5 10 15 20 25 30 i d - drain current (a) v gs = 10 v v gs = 4.5 v 0 1 2 3 4 5 6 0246810 v ds = 15 v i d = 9 a - gate-to-source voltage (v) q g - total gate charge (nc) v gs transfer characteristics capacitance on-resistance vs. junction temperature 0 5 10 15 20 25 30 35 40 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 t c = - 55 c 125 c 25 c v gs - gate-to-source voltage (v) - drain current (a) i d 0 200 400 600 800 1000 1200 048121620 v ds - drain-to-source voltage (v) c rss c - capacitance (pf) c oss c iss 0.6 0.8 1.0 1.2 1.4 1.6 1.8 - 50 - 25 0 25 50 75 100 125 150 v gs = 10 v i d = 9 a t j - junction temperature (c) r ds(on) - on-resistance (normalized)
www.vishay.com 4 document number: 72124 s-83039-rev. h, 29-dec-08 vishay siliconix si4800bdy typical characteristics 25 c, unless otherwise noted source-drain diode forward voltage threshold voltage 0.0 0.2 0.4 0.6 0.8 1.0 1.2 t j = 150 c 50 1 v sd - source-to-drain voltage (v) - source current (a) i s 10 t j = 25 c - 0.8 - 0.6 - 0.4 - 0.2 0.0 0.2 0.4 - 50 - 25 0 25 50 75 100 125 150 i d = 250 a variance (v) v gs(th) t j - temperature (c) on-resistance vs. gate-to-source voltage single pulse power, junction-to-ambient 0.00 0.01 0.02 0.03 0.04 0.05 0.06 0246810 i d = 9 a - on-resistance ( ) r ds(on) v gs - gate-to-source voltage (v) 0 90 150 30 60 power (w) time (s) 120 110 10 -1 10 -2 10 -3 safe operating area, junction-to-ambient v ds - drain-to-source voltage (v) * v gs > minimum v gs at which r ds(on) is specified 100 1 0.1 1 10 100 0.01 10 100 ms - drain current (a) i d 0.1 limited by r ds(on)* t c = 25 c single pulse 1 s 10 s dc 10 ms 1 ms
document number: 72124 s-83039-rev. h, 29-dec-08 www.vishay.com 5 vishay siliconix si4800bdy typical characteristics 25 c, unless otherwise noted vishay siliconix maintains worldwide manufacturing capability. pr oducts may be manufactured at one of several qualified locatio ns. reliability data for silicon technology and package reliability represent a composite of all qualified locations. for related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?72124 . normalized thermal transient impedance, junction-to-ambient 10 -3 10 -2 1 10 600 10 -1 10 -4 100 2 1 0.1 0.01 0.2 0.1 0.05 0.02 single pulse duty cycle = 0.5 square wave pulse duration (s) normalized eff ective transient thermal impedance 1. duty cycle, d = 2. per unit base = r thja = 70 c/w 3. t jm - t a = p dm z thja (t) t 1 t 2 t 1 t 2 notes: 4. surface mounted p dm normalized thermal transient impedance, junction-to-foot 10 -3 10 -2 110 10 -1 10 -4 2 1 0.1 0.01 0.2 0.1 0.05 0.02 single pulse duty cycle = 0.5 square wave pulse duration (s) normalized eff ective transient thermal impedance
vishay siliconix package information document number: 71192 11-sep-06 www.vishay.com 1 dim millimeters inches min max min max a 1.35 1.75 0.053 0.069 a 1 0.10 0.20 0.004 0.008 b 0.35 0.51 0.014 0.020 c 0.19 0.25 0.0075 0.010 d 4.80 5.00 0.189 0.196 e 3.80 4.00 0.150 0.157 e 1.27 bsc 0.050 bsc h 5.80 6.20 0.228 0.244 h 0.25 0.50 0.010 0.020 l 0.50 0.93 0.020 0.037 q0808 s 0.44 0.64 0.018 0.026 ecn: c-06527-rev. i, 11-sep-06 dwg: 5498 4 3 1 2 5 6 8 7 h e h x 45 c all le a d s q 0.101 mm 0.004" l ba 1 a e d 0.25 mm (g a ge pl a ne) s oic (narrow): 8-lead jedec p a rt n u m b er: m s -012 s
vishay siliconix trenchfet ? power mosfets application note 808 mounting little foot ? , so-8 power mosfets application note document number: 70740 www.vishay.com revision: 18-jun-07 1 wharton mcdaniel surface-mounted little foot power mosfets use integrated circuit and small-signal packages which have been been modified to provide the heat transfer capabilities required by power devices. leadframe materials and design, molding compounds, and die attach materials have been changed, while the footpr int of the packages remains the same. see application note 826, recommended minimum pad patterns with outline drawin g access for vishay siliconix mosfets, ( http://www.vishay.com/ppg?72286 ), for the basis of the pad design for a little foot so-8 power mosfet. in converting this recommended minimum pad to the pad set for a power mosfet, designers must make two connections: an electrical connection and a thermal connection, to draw heat away from the package. in the case of the so-8 p ackage, the thermal connections are very simple. pins 5, 6, 7, and 8 are the drain of the mosfet for a single mosfet package and are connected together. in a dual package, pi ns 5 and 6 are one drain, and pins 7 and 8 are the other drain. for a small-signal device or integrated circuit, typical co nnections would be made with traces that are 0.020 inches wi de. since the drain pins serve the additional function of providing the thermal connection to the package, this level of connection is inadequate. the total cross section of the copp er may be adequate to carry the current required for the a pplication, but it presents a large thermal impedance. also , heat spreads in a circular fashion from the heat source. in this case the drain pins are the heat sources wh en looking at heat spread on the pc board. figure 1. single mosfet so-8 pad pattern with copper spreading figure 2. dual mosfet so-8 pad pattern with copper spreading the minimum recommended pad patterns for the single-mosfet so-8 with copp er spreading (figure 1) and dual-mosfet so-8 with copper spreading (figure 2) show the starting point for utilizing th e board area available for the heat-spreading copper. to creat e this pattern, a plane of copper overlies the drain pins . the copper plane connects the drain pins electrically, but more importantly provides planar copper to draw heat fr om the drain leads and start the process of spreading the heat so it can be dissipated into the ambient air. these patterns use all the available area underneath the body for this purpose. since surface-mounted packag es are small, and reflow soldering is the most comm on way in which these are affixed to the pc board, ?t hermal? connections from the planar copper to the pads have not been used. even if additional planar copper area is used, there should be no problems in the soldering process. the actual solder connections are defined by the solder mask openings. by combining the basic footprint wi th the copper plane on the drain pins, the solder mask ge neration occurs automatically. a final item to keep in mind is the width of the power traces. the absolute minimum pow er trace width must be determined by the amount of current it has to carry. for thermal reasons, this minimum width should be at least 0.020 inches. the use of wide traces connected to the drain plane provides a low impedance path for heat to move away from the device. 0.027 0.69 0.07 8 1.9 8 0.2 5.07 0.196 5.0 0.2 88 7.3 0.050 1.27 0.027 0.69 0.07 8 1.9 8 0.2 5.07 0.0 88 2.25 0.2 88 7.3 0.050 1.27 0.0 88 2.25
application note 826 vishay siliconix www.vishay.com document number: 72606 22 revision: 21-jan-08 application note recommended minimum pads for so-8 0.246 (6.248) recommended mi nimum pads dimensions in inches/(mm) 0.172 (4.369) 0.152 (3.861) 0.047 (1.194) 0.028 (0.711) 0.050 (1.270) 0.022 (0.559) return to index return to index
document number: 91 000 www.vishay.com revision: 11-mar-11 1 disclaimer legal disclaimer notice vishay all product, product specifications and data ar e subject to change without notice to improve reliability, function or design or otherwise. vishay intertechnology, inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectivel y, vishay), disclaim any and all liability fo r any errors, inaccuracies or incompleteness contained in any datasheet or in any o ther disclosure relating to any product. vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. to the maximum extent permitted by applicab le law, vishay disc laims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, incl uding without limitation specia l, consequential or incidental dama ges, and (iii) any and all impl ied warranties, including warran ties of fitness for particular purpose, non-infringement and merchantability. statements regarding the suitability of pro ducts for certain types of applications are based on vishays knowledge of typical requirements that are often placed on vishay products in gene ric applications. such statements are not binding statements about the suitability of products for a partic ular application. it is the customers responsibility to validate that a particu lar product with the properties described in th e product specification is su itable for use in a particul ar application. parameters provided in datasheets an d/or specifications may vary in different applications and perfo rmance may vary over time. all operating parameters, including typical pa rameters, must be validated for each customer application by the customers technical experts. product specifications do not expand or otherwise modify vishays term s and conditions of purchase, including but not limited to the warranty expressed therein. except as expressly indicated in writing, vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the vishay product co uld result in person al injury or death. customers using or selling vishay products not expressly indicated for use in such applications do so at their own risk and agr ee to fully indemnify and hold vishay and it s distributors harmless from and against an y and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that vis hay or its distributor was negligent regarding the design or manufact ure of the part. please contact authorized vishay personnel t o obtain written terms and conditions regarding products designed fo r such applications. no license, express or implied, by estoppel or otherwise, to any intelle ctual property rights is gran ted by this document or by any conduct of vishay. product names and markings noted herein may be trademarks of their respective owners.
|
